(Hong Kong)
Product Summary
The SST25VF512-20-4C-S is a 512 Kbit SPI serial flash which features a four-wire, SPI-compatible interface that allows for a low pin-count package occupying less board space and ultimately lowering total system costs. SThe SST25VF512-20-4C-S is manufactured with SST proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST25VF512-20-4C-S significantly improves performance, while lowering power consumption.
Parametrics
SST25VF512-20-4C-S absolute maximum ratings: (1)Temperature Under Bias: -55 to +125℃; (2)Storage Temperature: -65 to +150℃; (3)D. C. Voltage on Any Pin to Ground Potential: -0.5V to VDD+0.5V; (4)Transient Voltage (<20 ns) on Any Pin to Ground Potential: -2.0V to VDD+2.0V; (5)Package Power Dissipation Capability (TA = 25℃): 1.0W; (6)Surface Mount Solder Reflow Temperature: 260 for 10 seconds; (7)Output Short Circuit Current: 50 mA.
Features
SST25VF512-20-4C-S features: (1)Single 2.7-3.6V Read and Write Operations; (2)Serial Interface Architecture; (3)20 MHz Max Clock Frequency; (4)Superior Reliability; (5)Low Power Consumption; (6)Flexible Erase Capability; (7)Fast Erase and Byte-Program; (8)Auto Address Increment (AAI) Programming; (9)End-of-Write Detection; (10)Hold Pin; (11)Write Protection; (12)Software Write Protection; (13)Packages Available: 8-lead SOIC (4.9mm x 6mm),8-contact WSON; (14)All non-Pb (lead-free) devices are RoHS compliant.
Diagrams
| Image | Part No | Mfg | Description |  |
Pricing (USD) |
Quantity | ||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
 |
 SST25VF512-20-4C-SA |
Microchip Technology |
Flash 64K X 8 14 us |
Data Sheet |
Negotiable |
|
||||||||||||
|
SST25VF512-20-4C-SAE |
Microchip Technology |
Flash 64K X 8 14 us |
Data Sheet |
|
|
||||||||||||
|
SST25VF512-20-4C-SAE-T |
Microchip Technology |
Flash 512K (64Kx8) 20MHz 2.7-3.6V Commercial |
Data Sheet |
|
|
||||||||||||
